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Abstract—Energy-harvesting-powered computing offers in-
triguing and vast opportunities to dramatically transform the
landscape of the Internet of Things (IoT) devices by utilizing
ambient sources of energy to achieve battery-free computing.
In order to operate within the restricted energy capacity and
intermittency profile, it is proposed to innovate Intermittent
Robust Computation (IRC) Unit as a new duty-cycle-variable
computing approach leveraging the non-volatility inherent in
spin-based switching devices. The foundations of IRC will be
advanced from the device-level upwards, by extending a Spin Hall
Effect Magnetic Tunnel Junction (SHE-MTJ) device. The device
will then be used to realize SHE-MTJ Majority/Polymorphic
Gate (MG/PG) logic approaches and libraries. Then a Logic-
Embedded Flip-Flop (LE-FF) is developed to realize rudimentary
Boolean logic functions along with an inherent state-holding
capability within a compact footprint. Finally, the NV-Clustering
synthesis procedure and corresponding tool module are proposed
to instantiate the LE-FF library cells within conventional Register
Transfer Language (RTL) specifications. This selectively clusters
together logic and NV state-holding functionality, based on en-
ergy and area minimization criteria. It also realizes middleware-
coherent, intermittent computation without checkpointing, micro-
tasking, or software bloat and energy overheads vital to IoT.
Simulation results for various benchmark circuits including
ISCAS-89 validate functionality and power dissipation, area, and
delay benefits.
Index Terms—Non-volatile memory, logic-in-memory architec-
ture, non-volatile flip-flop, magnetic tunnel junction (MTJ)
I. INTRODUCTION
For the past five decades, complementary metal-oxide-
semiconductor (CMOS) has been the dominant technology
and it has provided the demanded dimension scaling for
implementing high-performance and low-power circuits. The
evolution of this charge-based CMOS devices is described and
predicted by Moore’s law [1], this prediction, that number of
transistors in integrated circuits (ICs) doubles roughly every
two years, has continued for many years. On the other hand,
by the inevitable scaling down of the feature size of the
CMOS transistors which are deeper in nano-ranges, the CMOS
technology has encountered many critical challenges such
as high leakage currents, reduced gate control, high power
density, increased circuit noise sensitivity and high lithography
costs which obstruct the continuous dimension scaling and
consequently degrade the suitability of the CMOS technology
for the near future high-density and energy efficient appli-
cations. Explaining in more details about the first aforemen-
tioned restriction, due to the quantum mechanical tunneling
of electrons from the gate electrode into the transistor channel
through the gate oxide, leakage current occurs. Owing to the
Moor’s law’s and mentioned problems as well as the increas-
ing chip complexity, researchers have to start seeking novel
technologies to replace the charge-based devices. Among
promising devices, 2015 International Technology Roadmap
for Semiconductors (ITRS) [2] identifies nanomagnetic de-
vices as capable post-CMOS candidates. Spintronics devices
show promising features such as non-volatility, near-zero static
power, and high integration density. The non-volatility means
that the data can be maintained even if the power is off,
so the standby power is reduced significantly. Moreover, due
to the possibility of 3D integration above CMOS designs at
the back-end process, distances between logic and memory
can be shortened, which reduces considerably the dynamic
power. The scalability feature of spin-based devices in addition
to their low power characteristic, make the Spintronics as a
promising alternative for CMOS architectures.
Recently, magnetic tunnel junction (MTJ) devices are one
of the most important component of any spin-based structures,
which can be configured into two different stable configu-
rations. Due to the tunnel magnetoresistance (TMR) effect,
these two parallel and anti-parallel states show low and high
resistance, which can be denoted “0” and “1” in binary infor-
mation, respectively. Two of developed switching approaches
for MTJs are spin-transfer torque (STT) [3] and spin-Hall
effect (SHE) [4], in which only one bidirectional current
is required. In STT switching approach, the bidirectional
current passes through an MTJ according to which it can be
configured into P or AP state. Although STT offers several
advantages over previous switching methods, it suffers from
some challenges such as high write current, and switching
asymmetry [5]. Moreover, STT-MTJ is a two-terminal device
with a shared write and read path. Consequently, undesirable
switching may occur during the read operation, and stored data
can be flipped accidentally. Recently, SHE-MTJ, a 3-terminal
device, has been researched as a potential alternative offering
some benefits such as decoupled read and write paths, as well
as energy efficient and high-speed write [6].
A. Research Motivation
Intermittent computation approach offers intriguing and
vast opportunities to dramatically transform the landscape
of IoT devices. The Internet of Thing (IoT) devices require
drastically-reduced energy consumption such that they are
able to operate using only ambient sources of light, thermal,
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TABLE I
SELECTED PREVIOUS WORKS WITH SIGNIFICANT CONTRIBUTIONS TOWARDS INTERMITTENT PROCESSOR DESIGN.
Approach Methodology Features Robust Element Challenges
Mementos
[7] checkpointing
Run-time energy estimation
Periodic system snapshots
340 Byte footprint illustrated
VON = 4.5V, VOFF = 2V
Flash
New programming
paradigms and Languages
Data movement overhead
Low endurance
Hibernus
[8]
duty-cycling
reactive
hibernating
Snapshot before outage
76%-100% less processing
time and 49%-79% lower
energy overhead than
Mementos
Ferroelectric
RAM (FRAM)
NVMs to save all processor
register/states
Need for sufficient
energy to save a full snapshot
Long sleeping time
DINO
[9]
Checkpointing
Data versioning
582 Byte footprint
illustrated
Atomic tasks
Reduced flow
complexity
Ferroelectric
RAM (FRAM)
Large NVM versioning info
New programming paradigm
Data movement
∼4KB average storage
overhead
Chain
[10]
task-based
control flow
Channel-based
memory model
Idempotent tasks;
no checkpoints
2x to 7.6x performance
compared to DINO
Ferroelectric
RAM (FRAM)
Hardware redundancy
New programming paradigms
42% larger code than DINO
∼8KB average storage
overhead
NVP
[11]
PC/register store
Partial backup
NV flip-flops in
MIPS ISA
1 KHz square waveform
3 MHz clk; 470nF
store capacitor
Ferroelectric
RAM (FRAM)
Non-volatile internal
and external coherence
Overhead of checkpointing
kinetic [12], and electromagnetic energy as a means to achieve
battery-free computing. If lightweight embedded computing
could be realized with free and/or inexhaustible sources
of energy, new classes of maintenance-free, compact, and
inexpensive computing applications would become possible
[13]. Thus, energy-harvesting-powered devices could enable
a sustainable computing platform for future [14], aerospace
[15], and IoT [16] applications. Energy-harvesting devices
are projected to develop towards a $2.6B market by 2024,
thus automating human interaction with everyday items in our
environment or even life-saving medical implants within our
bodies [17].
Therefore, it is proposed to research a promising class
of rudimentary processing elements which utilize switching
devices capable of leveraging (1) the restricted energy capacity
and (2) the intermittent temporal energy profile, of energy har-
vesting schemes. A typical energy harvesting system converts
ambient energy via rectification and charge-trapping. Then
energy is accumulated on the capacitor to generate a supply
voltage. Once the voltage of the capacitor attains a sufficient
level, then a lightweight embedded processing element can
commence its operation. However, the stored energy will be
rapidly consumed, which consequently precludes the continua-
tion of execution due to an insufficient supply voltage. Hence,
the supply voltage of the processor experiences intermittent
behavior. This results in an interval, τidle, of unpredictable
unavailability that can interrupt the datapath and the proces-
sor clock. This charge/discharge cycle, which is an intrinsic
characteristic of energy harvesting devices, may occur more
than hundreds of times per second for RF-based sources, and
unpredictably for extended durations with kinetic and light-
powered sources. Furthermore, the interval τidle can occur
irregularly and vary in duration leading us to research methods
to achieve a new Elastic Model of Computation described
herein. Hardware realization of elastic computing addresses
one of the major hurdles to the propagation of energy har-
vesting systems: robust operation despite discontinuities in
the ambient energy supplied from its environment. Robust
intermittent operation presents a new and difficult technical
challenge that precludes assumptions of conventional proces-
sor design of the last several decades. Intermittent behavior
can result in disturbances in the execution of programs, data
loss, glitch conditions, and lack of execution progress that
may lead to irregular and unpredictable results [11]. Therefore,
most of the existing energy harvesting systems are envisioned
for rudimentary signal detection and sensing applications such
as monitoring blood pressure or accumulating temperature
readings.
B. Advancements Beyond Previous Works
Table I lists some of the prior efforts addressing the intermit-
tency challenge facing energy-harvesting-powered designs. In
[7], a traditional checkpointing approach is utilized to ensure
the accurate forward progress of computation, whereby any
volatile execution context is proactively preserved in Non-
Volatile Memory (NVM) prior to anticipated periods of power
failure. A checkpointing approach may suffer from internal
and external inconsistencies after each power loss. Internal
inconsistency occurs when the execution context is partially-
retained in NVM, while external inconsistency arises when the
power failure occurs between two checkpoints.
Fig. 1. Proposed cross-layer research on spin-based designs to attain energy harvesting-powered IoT.
DINO [9] innovated a checkpointing-based approach that
utilizes non-volatile versioning to retain memory consistency,
as delineated in Table I. Duty Cycling with Scheduling [8]
offers another approach for tolerating intermittence. In this
method, critical states of the processor will be partially-
retained before the power failure, then the device will enter
an extremely-low power mode. However, this results in the
full availability of the device only when power interruption
is unlikely, which can incur relatively long sleeping peri-
ods due to the inevitable power outages in many energy
harvesting-powered systems. Chain [10] is another model for
programming intermittent devices, in which forward-progress
is ensured at the task granularity level. It utilizes idempotent
processing concepts to make tasks restartable that never ex-
perience inconsistency to keep NVM consistent. In [11], a
Non-Volatile MIPS Processor (NVP) is introduced in which
specific blocks such as register files and pipeline registers
were replaced by non-volatile elements. As listed in the last
row of the Table I, NVP utilizes a checkpointing approach
to retain the processor volatile states resulting in possible
above-mentioned internal and external inconsistencies in non-
volatile elements. Advancing beyond previous intermittent
processors which utilize NVM resources that are distinct from
the processing datapath, we propose a new paradigm for
energy-harvesting-powered processing, referred to as Intermit-
tent Robust Computing (IRC).
II. RESEARCH OBJECTIVES
In this project, an Intermittent Robust Computation (IRC)
Unit cross-layer approach to energy-harvesting-powered pro-
cessing, from device-level to architectural-level, is developed,
as shown in Figure 1. It leverages non-volatility in spin-
based devices when selectively-inserted into the datapath.
Simulations and analyses attain the Research Objectives (ROs)
below:
RO#1: Construct open-source physics-based and compact
models of novel spin-based devices designed for intermittent
computation. Investigate spin-based device tradeoffs between
write energy and volatility for various switching energy bar-
riers. To explore the energy characteristics of spin-based
VLSI circuits as well as innovate novel architectural schemes,
Verilog-A, Matlab, and SPICE models will be developed
enabling straightforward integration with VLSI circuits in
SPICE-like platforms.
RO#2: Design, simulate, and analyze Polymorphic Gate
(PG) library and Logic-Embedded Flip-Flop (LE-FF) using
the developed compact models to realize beyond-CMOS dat-
apaths. Libraries containing a functionally-complete set of
Boolean logic gates will be defined and populated using the
developed device models. Moreover, the concept and design
of the Logic-Embedded Flip-Flop (LE-FF) will be innovated.
Extend the SHE-MTJ based design of the LE-FF from prelimi-
nary results with 15 ISCAS benchmark circuits simulated with
a 40kT energy barrier, towards the LE-FF developed having
significantly lower energy barriers.
RO#3: Develop Intermittent Robust Computation IP cores
realizing normally-off computation via non-volatile datapaths
using developed PG library and LE-FF. An NV-clustering
methodology will be developed for targeted insertion of LE-
FFs as new compact means to increase the functionality of
pipeline registers. New algorithms will be developed to selec-
tively utilize low energy barrier NV-PGs within the datapath
to realize intermittent computation at reduced energy, while
maintaining middleware coherence. To verify the functional-
ity and demonstrate energy and performance characteristics,
we implement ISCAS-89 benchmark circuits in commercial
synthesis tools.
III. CROSS-LAYER CO-DESIGN IMPLEMENTATION OF IRC
A. Device-level Approach to Intermittent Computation
As shown in Figure 2, by integrating LLG Solver, Verilog-
A, and SPICE models, a compact model for STT-IMTJ, STT-
PMTJ [3], and SHE-MTJ [4] are developed to explore the en-
ergy and delay characteristics of spin-based VLSI circuits and
to innovate novel architectural schemes utilizing non-volatile
logic. They express the underlying both static and dynamic
switching behavior and encapsulate their characteristics, while
allowing straight-forward integration with VLSI circuits in
SPICE-like platforms. To validate the model, several STT &
SHE -based memory elements [18] and functional building
blocks [3] are designed and their functionalities are verified.
Figure 3 depicts structures of STT and SHE -MTJ along with
their switching time.
Due to the computational mechanism for spin-based de-
vices, which is an accumulation-mode, spin-based devices can
naturally function as a polymorphic gate (PG) and majority
gate (MG). PGs/MGs can be cascaded to realize conjunc-
tive/disjunctive Boolean gate realizations [19]. For instance,
by affixing one of the three inputs in ON or OFF states, then
Fig. 2. Modeling and simulation process of STT/SHE MTJ devices.
a 2-input OR gate or a 2-input AND gate can be realized,
respectively. Therefore, we designed, simulated, and analyzed
PG/MG libraries using the developed compact models. Li-
braries containing a functionally-complete set of Boolean logic
gates are defined and populated using the developed device
models.
B. Circuit-level Approach to Intermittent Computation
To achieve RO#2 spans the design and evaluation of Boolean
logic gates realized by the modeled non-volatile spintronic
devices. To implement a 3-input Non-Volatile Polymorphic
Gates (NV-PGs), which is designed using SHE-MTJ devices,
a pre-charge sense amplifier (PCSA) [20] is utilized to sense
the state of the SHE-MTJs. Reference MTJ dimensions are
designed such that its resistance value in parallel configu-
ration is between low resistance, RLow, and high resistance,
RHigh, of the PG cells as elaborated by following equation,
R(P−REF ) ∼= (RLow+RHigh)/2, where RLow = (RP−PG+
RHM )/2 and RHigh = (RAP−PG+RHM )/2. The minimum
current required for switching the state of the SHE-MTJ
devices is called the critical current (IC), which is relative
to the dimensions of the device. In an n-input NV-PG, the
device is designed such that at least (n − 1)/2 of the input
Fig. 3. (a) two-terminal In-plane MTJ structure, (b) three-terminal SHE-
MTJ, vertical and top view (left and right, respectively), and (c) magnetization
switching time for SHE- and STT- MTJs.
Fig. 4. (a)Schematic of proposed MG-based LE-FF, and, (b) circuit level
design of proposed 3-input SHE-based LE-FF
transistors should be ON to produce a switching current
amplitude greater than the critical current. We propose to
research approaches by which NV-PGs can be cascaded to
realize conjunctive/disjunctive Boolean gate realizations. For
instance, by affixing one (or two) of the three (or five) input
transistors in ON or OFF states upon demand during the circuit
operation, then a 2(or 3)-input OR gate or a 2(or 3)-input AND
gate can be realized, respectively. Next, a Logic-Embedded
Flip-Flop (LE-FF) circuit is developed [21]. It is composed of
an NV-PG based master latch using SHE-MTJ devices with
30kT-35kT energy barriers achieving retention times ranging
from hours to days, as well as a CMOS-based slave latch, as
shown in Figure 4a. An LE-FF has three different functional
modes: (1) store mode, in which a targeted Boolean logic
is implemented and stored in NV-PG; (2) standby mode,
in which the power is OFF and data is held in the master
latch due to the non-volatility feature of SHE-MTJs; and (3)
sense mode, where the stored data in NV-PG is read and
moved to the slave latch when the power is ON again. Our
proposed LE-FF has two interesting features in comparison
to the previously presented NV-FF designs: (a) in addition to
storing a value with near-zero standby power, similar to the
other NV-FFs, the LE-FF design is capable of intrinsically
computing the primary Boolean expressions, resulting in area,
complexity, and power reduction, (b) utilization of LE-FFs in
large scale designs reduces their sensitive time (tS) to power
failures. Sensitive time is defined as the duration of signal
propagation between two NV elements including: (1) input
registers and an NV-FF, (2) two NV-FFs, or (3) an NV-FF and
output registers, in which if a power failure occurred, data
will be lost, and rebooting and pipeline flushing is required.
The vulnerability interval is expressed by tS = tWR + tRD + tC,
where, tWR is the write operation time for the NV element,
tRD is the switching time of CMOS-based slave latch, and tC
is the delay of combinational circuits, the summation of all
obtained sensitive times is defined as a Design Vulnerability
Fig. 5. Implementation methodology for RIC Unit powered by energy harvesting system.
Time (DVT), according to which smaller DVT indicates higher
tolerance to the power failure. The DVT of an integrated circuit
can be reduced by replacing cones of gates and NV-FFs by
LE-FFs, which increases the failure robustness. In order to
design optimized NV architectures using the proposed LE-FF,
we develop a systematic methodology, which incorporates all
LE-FF features to design power-failure tolerant architectures.
The proposed approach leverages the maximum capability of
LE-FFs in terms of replacement and implementation steps.
C. Architecture-level Approach: IRC Unit
The power profile of ambient energy sources imposes
fundamental constraints on processing stability and duration.
To achieve RO#3, circuit-level results are extended towards
benchmark studies corresponding to lifetime energy reduction
and intermittent operational behavior demanded by IoT ap-
plications. Both goals can be achieved by selectively non-
volatile datapaths using low energy barrier spin-based NV
devices within the combinational circuits, as well as tar-
geted insertion of LE-FFs as pipeline registers. Thus, the
intermittent operation is supported without the burden of
additional circuitry otherwise required for checkpoint-restore,
backup, etc. Figure 5 shows the VLSI synthesis methodology
proposed herein for implementing logic circuits. The circuit-
level simulation framework is utilized to develop a standard
cell PG library containing a sufficient range of energy-efficient
logic gates, as well as LE-FF circuits. We develop an NV-
clustering methodology, which takes a Hardware Description
Language (HDL) representation of a datapath and PG-based
gate modules as its inputs and produces an optimized NV-
enhanced datapath. A preliminary version of this algorithm is
developed in Python, which explores the HDL of the logic
circuit and finds the gates and pipeline registers that can be
combined and replaced by spin-based LE-FF circuits, and the
remainder of pipeline registers will be replaced by NV-FFs. In
particular, the algorithm first finds all of the FFs in the design,
and then checks the cone of logic gates connected to the inputs
of the FFs. If each cone of gates meets the circuit-level criteria
mentioned below, then the cone and its corresponding FF can
be replaced by an LE-FF circuit. The three primary criteria
are: (1) it should be possible to implement the cone of gates
with a single PG, (2) fan-out of every gate in the cone should
not exceed one, (3) none of the gates in the cone should be
connected to the output of another FF [21].
To exemplify the functionality of the proposed methodology,
the s27 circuit from the ISCAS-89 benchmark is analyzed,
as shown in Figure 6a. To estimate area, power, and delay
improvements of our proposed approach, we have utilized a
commercial synthesis tool, i.e. Synopsys Design Compiler, to
map the input HDL to the developed spin-based PG library.
The estimated results for 12 ISCAS-89 benchmark circuits are
shown in Figure 7. Our proposed approach has achieved an
average of 15%, 22%, 14%, and 33% improvements in terms
of area, power, delay, and energy consumption, respectively,
compared to the conventional intermittent computing circuits
where all of the pipeline registers are replaced with NV-FFs.
These estimated results are obtained by using SHE-MTJs with
40 kT energy barrier (∆), which can provide non-volatility for
years. However, in the energy-harvesting-powered IoT devices,
retention time in order of days and hours could be sufficient
to achieve proper functionality. Therefore, the energy barrier
of SHE-MTJ devices can be reduced to 30kT, realizing 25%
reduction in switching critical current (IC ∝ ∆) and approxi-
mately 44% decrease in energy consumption (E ∝ P ∝ I2),
while providing non-volatility for a few hours. Combining the
above energy reductions to achieve at least 60% improvements
in energy consumption while reducing circuit lifetime energy-
delay-product by at least 70% compared to existing designs
of comparable area motivates the proposed effort.
IV. CONCLUSION AND FUTURE WORK
In this project, the primary NV-clustering methodology was
extended to realize the targeted insertion of 40-35kT SHE-MTJ
devices within the combinational logic, enabling gate-level
pipelining that is essential for energy harvesting applications.
Next steps as future work, to avoid energy overhead caused
by power gating control signals, we will create multiple gating
domains including clustered gates, which can be simulta-
neously power-gated during circuit operation. Moreover, the
state-holding characteristic of the spin-based devices facilitates
ultra-fine-grained pipelining of logic paths without incurring
additional overheads, which previously existed in conventional
CMOS-based designs due to the presence of pipeline registers.
Thus, we will research the benefit to operate intermittently
without backing-up the processor state to separate non-volatile
storage. Optimizations will be applied to improve energy and
performance profiles of utilizing micro-benchmarks from a
transportable suite of IoT benchmarks which will be devel-
Fig. 6. (a) s27 schematic with highlighted FFs, and (b) all three applied NV-Clustering scheme.
Fig. 7. (a) s27 schematic with highlighted FFs, and (b) all three applied
NV-Clustering scheme.
oped. Finally, we will determine the minimum amount of
the NV-PGs, which are required to be used in combinational
circuits to ensure glitch-free PG-based IP Cores supporting
intermittent computation with reduced energy consumption.
The research insights gained regarding PG insertion will be
generalized to arbitrary combinational logic expressions such
as multi-modal Finite Impulse Response (FIR) filters with a
backup power saving mode, which are representative case
studies for IoT applications powered by energy harvesting
applications.
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